

# MOS FIELD EFFECT TRANSISTOR 2SK3326

# SWITCHING N-CHANNEL POWER MOS FET INDUSTRIAL USE

#### **DESCRIPTION**

The 2SK3326 is N-Channel DMOS FET device that features a low gate charge and excellent switching characteristics, and designed for high voltage applications such as switching power supply, AC adapter.

#### ORDERING INFORMATION

| PART NUMBER | PACKAGE         |
|-------------|-----------------|
| 2SK3326     | Isolated TO-220 |


### **FEATURES**

- Low gate charge :
  - $Q_G = 22 \text{ nC TYP.}$  ( $V_{DD} = 400 \text{ V}$ ,  $V_{GS} = 10 \text{ V}$ ,  $I_D = 10 \text{ A}$ )
- Gate voltage rating: ±30 V
- Low on-state resistance :

RDS(on) =  $0.85 \Omega$  MAX. (VGS = 10 V, ID = 5.0 A)

- · Avalanche capability ratings
- Isolated TO-220(MP-45F) package

(Isolated TO-220)



### ABSOLUTE MAXIMUM RATINGS (TA = 25°C)

| Drain to Source Voltage (Vgs = 0 V)             | Voss     | 500         | V  |
|---|----------|-------------|----|
| Gate to Source Voltage (VDS = 0 V)              | VGSS(AC) | ±30         | V  |
| Drain Current (DC)                              | ID(DC)   | ±10         | Α  |
| Drain Current (pulse) Note1                     | D(pulse) | ±40         | Α  |
| Total Power Dissipation (Tc = 25°C)             | PT       | 40          | W  |
| Total Power Dissipation (T <sub>A</sub> = 25°C) | PT       | 2.0         | W  |
| Channel Temperature                             | Tch      | 150         | °C |
| Storage Temperature                             | Tstg     | -55 to +150 | °C |
| Single Avalanche Current Note2                  | las      | 10          | Α  |
| Single Avalanche Energy Note2                   | Eas      | 10.7        | mJ |

**Notes 1.** PW  $\leq$  10  $\mu$ s, Duty Cycle  $\leq$  1 %

2. Starting T<sub>ch</sub> = 25 °C, V<sub>DD</sub> = 150 V, R<sub>G</sub> = 25  $\Omega$ , V<sub>GS</sub> = 20 V  $\rightarrow$  0 V

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




# **ELECTRICAL CHARACTERISTICS (TA = 25 °C)**


| CHARACTERISTICS                     | SYMBOL               | TEST CONDITIONS   | MIN.     | TYP. | MAX. | UNIT |
|-------------------------------------|----------------------|---|----------|------|------|------|
| Drain Leakage Current               | Ipss                 | V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V                              | 14111 4. |      | 100  | μΑ   |
|                                     |                      |   |          |      |      | •    |
| Gate to Source Leakage Current      | lgss                 | $V_{GS} = \pm 30 \text{ V}, V_{DS} = 0 \text{ V}$                           |          |      | ±100 | nA   |
| Gate to Source Cut-off Voltage      | V <sub>GS(off)</sub> | V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA                               | 2.5      |      | 3.5  | V    |
| Forward Transfer Admittance         | y <sub>fs</sub>      | V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5.0 A                              | 2.0      | 4.0  |      | S    |
| Drain to Source On-state Resistance | RDS(on)              | Ves = 10 V, ID = 5.0 A  |          | 0.68 | 0.85 | Ω    |
| Input Capacitance                   | Ciss                 | V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1 MHz                    |          | 1200 |      | pF   |
| Output Capacitance                  | Coss                 |   |          | 190  |      | pF   |
| Reverse Transfer Capacitance        | Crss                 |   |          | 10   |      | pF   |
| Turn-on Delay Time                  | <b>t</b> d(on)       | $V_{DD} = 150 \text{ V}, I_{D} = 5.0 \text{ A}, V_{GS(on)} = 10 \text{ V},$ |          | 21   |      | ns   |
| Rise Time                           | tr                   | $R_G = 10 \Omega$ , $R_L = 60 \Omega$                                       |          | 11   |      | ns   |
| Turn-off Delay Time                 | td(off)              |   |          | 40   |      | ns   |
| Fall Time                           | <b>t</b> f           |   |          | 9.5  |      | ns   |
| Total Gate Charge                   | Q <sub>G</sub>       | V <sub>DD</sub> = 400 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A      |          | 22   |      | nC   |
| Gate to Source Charge               | Qgs                  |   |          | 6.5  |      | nC   |
| Gate to Drain Charge                | Q <sub>GD</sub>      |   |          | 7.5  |      | nC   |
| Body Diode Forward Voltage          | V <sub>F(S-D)</sub>  | IF = 10 A, VGS = 0 V  |          | 1.0  |      | V    |
| Reverse Recovery Time               | trr                  | IF = 10 A, VGS = 0 V, di/dt = $50 \text{ A}/\mu\text{S}$                    |          | 0.5  |      | μs   |
| Reverse Recovery Charge             | Qrr                  |   |          | 2.6  |      | μC   |

### **TEST CIRCUIT 1 AVALANCHE CAPABILITY**






### **TEST CIRCUIT 2 SWITCHING TIME**



#### **TEST CIRCUIT 3 GATE CHARGE**





# TYPICAL CHARACTERISTICS(TA = 25 °C)

Figure 1. DERATING FACTOR OF FORWARD BIAS SAFE OPERATING AREA




Figure3. FORWARD BIAS SAFE OPERATING AREA




Figure5. DRAIN CURRENT vs.
GATE TO SOURCE VOLTAGE




Figure 2. TOTAL POWER DISSIPATION vs. CASE TEMPERATURE





Figure 4. DRAIN CURRENT vs.
DRAIN TO SOURCE VOLTAGE



3

#### Figure 6. TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH




Figure7. FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT




Figure9. DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT




Figure8. DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE




Figure 10. GATE TO SOURCE CUT-OFF VOLTAGE vs. CHANNEL TEMPERATURE






Figure 11. DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE




Figure 13. CAPACITANCE vs. DRAIN TO




Figure 15. REVERSE RECOVERY TIME vs. **DRAIN CURRENT** 




Figure 12. SOURCE TO DRAIN DIODE FORWARD VOLTAGE




Figure 14. SWITCHING CHARACTERISTICS





Figure 16. DYNAMIC INPUT/OUTPUT CHARACTERISTICS



5

Figure 17. SINGLE AVALANCHE ENERGY vs STARTING CHANNEL TEMPERATURE






Figure 18. SINGLE AVALANCHE ENERGY vs INDUCTIVE LOAD






# PACKAGE DRAWING (Unit: mm)

### Isolated TO-220(MP-45F)



### **EQUIVALENT CIRCUIT**



**Remark** Strong electric field, when exposed to this device, cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred.

7

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
  consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
  this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
  - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8