


IRF6631

DirectFET™ Power MOSFET ②

Typical values (unless otherwise specified)

V_{DS}	V_{GS}	$R_{DS(on)}$	$R_{DS(on)}$		
30V max	±20V max	6.0mΩ @ 10V	8.3mΩ @ 4.5V		
$Q_{g\ tot}$	Q_{gd}	Q_{gs2}	Q_{rr}	Q_{oss}	$V_{gs(th)}$
12nC	4.4nC	1.1nC	10nC	7.3nC	1.8V

- RoHS compliant containing no lead or bromide ①
- Low Profile (<0.6 mm)
- Dual Sided Cooling Compatible ①
- Ultra Low Package Inductance
- Optimized for High Frequency Switching ①
- Ideal for CPU Core DC-DC Converters
- Optimized for Control FET applications ①
- Low Conduction and Switching Losses
- Compatible with existing Surface Mount Techniques ①



Applicable DirectFET Outline and Substrate Outline (see p.7,8 for details)①

SQ	SX	ST		MQ	MX	MT	MP			
-----------	----	----	--	----	----	----	----	--	--	--

Description

The IRF6631 combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has the footprint of a MICRO-8 and only 0.6 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%.

The IRF6631 balances both low resistance and low charge along with ultra low package inductance to reduce both conduction and switching losses. The reduced total losses make this product ideal for high efficiency DC-DC converters that power the latest generation of processors operating at higher frequencies. The IRF6631 has been optimized for parameters that are critical in synchronous buck including $R_{ds(on)}$ and gate charge to minimize losses in the control FET socket.

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	30	V
V_{GS}	Gate-to-Source Voltage	±20	
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ③	13	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ③	10	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ④	57	
I_{DM}	Pulsed Drain Current ⑤	100	
E_{AS}	Single Pulse Avalanche Energy ⑥	13	mJ
I_{AR}	Avalanche Current ⑥	10	A




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Typical Total Gate Charge vs. Gate-to-Source Voltage

Notes:


- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- ③ Surface mounted on 1 in. square Cu board, steady state.

- ④ T_C measured with thermocouple mounted to top (Drain) of part.
- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- ⑥ Starting $T_J = 25^\circ C$, $L = 0.24mH$, $R_G = 25\Omega$, $I_{AS} = 10A$.

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	23	—	mV/°C	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	6.0	7.8	mΩ	$V_{GS} = 10V, I_D = 13A$ ①
		—	8.3	10.8		$V_{GS} = 4.5V, I_D = 10A$ ①
$V_{GS(th)}$	Gate Threshold Voltage	1.35	1.8	2.35	V	$V_{DS} = V_{GS}, I_D = 25\mu A$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-5.2	—	mV/°C	
I_{DSS}	Drain-to-Source Leakage Current	—	—	1.0	μA	$V_{DS} = 24V, V_{GS} = 0V$
		—	—	150		$V_{DS} = 24V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
g_{fs}	Forward Transconductance	32	—	—	S	$V_{DS} = 15V, I_D = 10A$
Q_g	Total Gate Charge	—	12	18	nC	$V_{DS} = 15V$ $V_{GS} = 4.5V$ $I_D = 10A$ See Fig. 15
Q_{gs1}	Pre-Vth Gate-to-Source Charge	—	3.4	—		
Q_{gs2}	Post-Vth Gate-to-Source Charge	—	1.1	—		
Q_{gd}	Gate-to-Drain Charge	—	4.4	—		
Q_{godr}	Gate Charge Overdrive	—	3.1	—		
Q_{sw}	Switch Charge ($Q_{gs2} + Q_{gd}$)	—	5.5	—		
Q_{oss}	Output Charge	—	7.3	—	nC	$V_{DS} = 16V, V_{GS} = 0V$
R_G	Gate Resistance	—	1.6	3.0	Ω	
$t_{d(on)}$	Turn-On Delay Time	—	15	—	ns	$V_{DD} = 16V, V_{GS} = 4.5V$ ① $I_D = 10A$ Clamped Inductive Load See Fig. 16 & 17
t_r	Rise Time	—	18	—		
$t_{d(off)}$	Turn-Off Delay Time	—	18	—		
t_f	Fall Time	—	4.9	—		
C_{iss}	Input Capacitance	—	1450	—	pF	$V_{GS} = 0V$ $V_{DS} = 15V$ $f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	310	—		
C_{rfs}	Reverse Transfer Capacitance	—	170	—		

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	42	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ②	—	—	100		
V_{SD}	Diode Forward Voltage	—	—	1.2	V	$T_J = 25^\circ\text{C}, I_S = 10A, V_{GS} = 0V$ ①
t_{rr}	Reverse Recovery Time	—	11	17	ns	$T_J = 25^\circ\text{C}, I_F = 10A$
Q_{rr}	Reverse Recovery Charge	—	10	15	nC	$di/dt = 500A/\mu s$ ① See Fig. 18

Notes:

① Pulse width $\leq 400\mu s$; duty cycle $\leq 2\%$.

② Repetitive rating; pulse width limited by max. junction temperature.

Absolute Maximum Ratings

	Parameter	Max.	Units
$P_D @ T_A = 25^\circ\text{C}$	Power Dissipation ①	2.2	W
$P_D @ T_A = 70^\circ\text{C}$	Power Dissipation ①	1.4	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation ④	42	
T_P	Peak Soldering Temperature	270	$^\circ\text{C}$
T_J	Operating Junction and	-40 to +150	
T_{STG}	Storage Temperature Range		

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ①⑤	—	58	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-Ambient ②⑤	12.5	—	
$R_{\theta JA}$	Junction-to-Ambient ③⑤	20	—	
$R_{\theta JC}$	Junction-to-Case ④⑤	—	3.0	
$R_{\theta J-PCB}$	Junction-to-PCB Mounted	1.4	—	
	Linear Derating Factor ①	0.017		$\text{W}/^\circ\text{C}$




Fig 3. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient ①

Notes:

- ① Surface mounted on 1 in. square Cu board, steady state.
- ② Used double sided cooling, mounting pad.
- ③ Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- ④ T_C measured with thermocouple incontact with top (Drain) of part.
- ⑤ R_{θ} is measured at T_J of approximately 90°C .



① Surface mounted on 1 in. square Cu board (still air).



② Mounted to a PCB with small clip heatsink (still air)



③ Mounted on minimum footprint full size board with metalized back and with small clip heatsink (still air)









Fig 8. Typical Capacitance vs. Drain-to-Source Voltage

Fig 9. Typical On-Resistance Vs. Drain Current and Gate Voltage




Fig 10. Typical Source-Drain Diode Forward Voltage




Fig 11. Maximum Safe Operating Area




Fig 12. Maximum Drain Current vs. Case Temperature




Fig 13. Typical Threshold Voltage vs. Junction Temperature




Fig 14. Maximum Avalanche Energy vs. Drain Current



Fig 15a. Gate Charge Test Circuit



Fig 15b. Gate Charge Waveform



Fig 16a. Unclamped Inductive Test Circuit



Fig 16b. Unclamped Inductive Waveforms



Fig 17a. Switching Time Test Circuit




Fig 17b. Switching Time Waveforms





Fig 18. Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs

DirectFET™ Substrate and PCB Layout, SQ Outline (Small Size Can, Q-Designation).


Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET. This includes all recommendations for stencil and substrate designs.




IRF6631

DirectFET™ Outline Dimension, SQ Outline (Small Size Can, Q-Designation).

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET. This includes all recommendations for stencil and substrate designs.



DirectFET™ Part Marking



Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>